Why Your HDI PCB Stackup Design Might Be the Weakest Link in Your Product

If you're designing for smartphones, wearables, medical implants, or advanced RF modules, here's something worth thinking about: the stackup you choose for your HDI board will define not just its electrical performance, but also its manufacturability, reliability, and ultimately — your project timeline.

I've seen too many engineering teams treat stackup design as a late-stage detail. They finalize the schematic, start layout, and only then realize their via structure won't survive thermal cycling, or that their fab house can't produce the layer count they assumed. The truth is, HDI stackup design is one of the most consequential decisions in high-density electronics — and it deserves attention from day one.

Let's walk through the landscape of HDI stackup architectures, when each type makes sense, and the engineering trade-offs that matter in practice.

Understanding HDI Types: More Than Just Marketing Labels

The IPC-2226 standard defines three HDI types based on via structure complexity:

Type I uses a single layer of microvias (typically laser-drilled, ≤150 μm diameter) on one or both sides of the board. Think of it as a conventional multilayer board with one additional level of routing density. A classic notation is 1+N+1 — one microvia layer on each side of an N-layer core. This is the most common entry point into HDI design and covers the vast majority of consumer electronics applications.

Type II introduces stacked or staggered microvias across two or more buildup layers. Notation like 2+N+2 means two sequential buildup layers on each side. This is where sequential lamination becomes essential, because you're building the board in stages rather than pressing all layers at once. Type II is the sweet spot for complex mobile devices, networking equipment, and high-pin-count BGA routing.

Type III — also known as Any-Layer HDI or ELIC (Every Layer Interconnect) — is the most advanced architecture. Every copper layer in the stackup can be interconnected through stacked microvias. There's no traditional "core" in the conventional sense; instead, the entire board is built up layer by layer through sequential lamination. Configurations like 4+2+4 push manufacturing complexity to its limit but unlock the highest possible routing density.

Sequential Lamination: Building the Board in Stages

The defining manufacturing process for Type II and III HDI is sequential lamination. Unlike a standard multilayer board pressed in a single cycle, sequential lamination involves:

1. Fabricating and patterning the inner core — standard etching on a double-sided or multilayer core
2. Adding a dielectric buildup layer — either prepreg or Resin-Coated Copper (RCC)
3. Laser drilling microvias — typically using UV or CO₂ lasers to create vias with diameters from 75 μm to 150 μm
4. Plating and patterning — electroless copper seed followed by electrolytic plating, then imaging and etching
5. Repeating — each additional buildup layer requires another pass through steps 2–4

Each lamination cycle adds cost and cycle time. A 1+8+1 stackup requires one buildup cycle per side (two total), while a 2+4+2 requires four total cycles. A 4+2+4 ELIC design could need eight lamination cycles — and each one introduces potential for registration errors, resin voids, and yield loss.

This is why design-for-manufacturing (DFM) thinking matters so much in HDI. Every layer you add multiplies risk.

Prepreg vs. RCC: A Material Choice That Shapes Everything

For the dielectric buildup layers, engineers generally choose between:

• Prepreg (pre-impregnated glass-reinforced resin): The traditional choice. It's well-characterized, widely available, and supports standard process flows. However, glass fibers limit minimum via diameters (laser drilling through glass is slower and less clean) and can cause drill wander.

• RCC (Resin-Coated Copper): A glass-free alternative that allows smaller, cleaner laser-drilled vias. RCC enables via diameters below 100 μm with better aspect ratios. The trade-off? It's less rigid, more expensive, and not every fabricator supports it at volume.

For Type I designs, prepreg is usually fine. For Type II and III with aggressive via sizes, RCC becomes increasingly attractive — or even necessary.

Stackup Examples: What the Notation Actually Means

Let's ground this in concrete configurations:

1+8+1 (10-layer, Type I HDI):

• 8-layer core (4 signal + 4 plane layers)
• 1 microvia buildup layer on top and bottom
• 2 sequential lamination cycles
• Good for: High-pin-count BGAs with moderate density requirements

2+4+2 (8-layer, Type II HDI):

• 4-layer core
• 2 buildup layers per side with stacked/staggered microvias
• 4 sequential lamination cycles
• Good for: Mobile devices, compact IoT modules, medical wearables

4+2+4 (10-layer, Type III / ELIC):

• 2-layer core (or coreless in true ELIC)
• 4 buildup layers per side
• 8 sequential lamination cycles
• Good for: Flagship smartphones, advanced SiP (System-in-Package), aerospace avionics

The key insight here: layer count alone doesn't tell you the manufacturing complexity. A 10-layer 1+8+1 is far simpler to fabricate than a 10-layer 4+2+4, even though both have the same total layer count.

Microvia Reliability: Why IPC-6012 Matters

Microvias are the heart of HDI — and their reliability under thermal stress is the most common failure mode in advanced stackups. The industry standard for qualification is IPC-6012 (Qualification and Performance Specification for Rigid PCBs), supplemented by IPC-TM-650 test methods.

Key reliability concerns include:

• Via barrel cracking from CTE mismatch during thermal cycling
• Pad cratering where the resin beneath the capture pad fractures
• Stacked via separation at interfaces between sequential lamination stages
• Electroless copper adhesion failure in the via barrel

IPC-6012 Class 3 (high reliability) and Class 3A (aerospace/military) specify thermal shock testing, microsection analysis, and minimum copper plating thicknesses that directly impact HDI qualification.

If you're designing for applications where reliability is non-negotiable — automotive, medical, aerospace — you need to understand how your stackup choices map to these test requirements. The relationship between via structure design and long-term reliability under thermal cycling is something every HDI designer should study carefully before committing to a stackup architecture.

DFM Optimization: Practical Engineering Advice

Here are the guidelines I'd recommend for teams working on HDI stackups:

Start with the simplest type that meets your density needs. Don't jump to Type III because it sounds impressive. Type I covers more applications than people think, and the cost difference is substantial.

Talk to your fabricator early. Not all HDI capabilities are equal. Some fabs excel at 2+N+2 but can't do ELIC. Some support RCC; others don't. Get their design rules before you start layout.

Mind the aspect ratio. Microvia aspect ratios (depth-to-diameter) of 0.75:1 or less are generally safe. Push beyond 1:1, and you're in territory where plating coverage becomes unreliable.

Use staggered vias where possible. Stacked microvias look elegant in cross-section diagrams, but staggered vias (offset between layers) are more forgiving in manufacturing. Only use stacked vias when routing density absolutely demands it.

Account for registration tolerance. Each sequential lamination cycle adds registration error. For an ELIC design with 4 buildup layers per side, the cumulative misalignment between the outermost layer and the core can be significant. Build in annular ring margin.

Specify your impedance targets early. HDI dielectric thicknesses are thin — often 50–75 μm for buildup layers. Small variations in thickness have outsized effects on impedance. Work with your fab's stackup simulation tools from the beginning.

Plan for test and rework. Dense HDI boards are harder to probe and nearly impossible to rework. Build in test points where you can, and consider the cost of scrapping a 4+2+4 board versus adding a small amount of area for testability.

The Bigger Picture

HDI stackup design sits at the intersection of electrical engineering, materials science, and manufacturing process control. Getting it right means understanding not just what's theoretically possible, but what's reliably producible at your target volumes and price points.

The push toward ever-smaller form factors in consumer electronics, medical devices, and aerospace systems is only accelerating demand for advanced HDI. Engineers who understand sequential lamination, ELIC architectures, and the reliability implications of their stackup choices will have a significant advantage.

If you're working on an HDI project and want to dive deeper into stackup optimization, material selection, or DFM review, the team at Atlas PCB's HDI manufacturing services has been handling these challenges across a wide range of applications — from rigid-flex medical devices to high-layer-count telecom backplanes.

---

HDI stackup design isn't something you figure out at the end of a project. It's where you start.